

SHARC Processor

Preliminary Technical Data

ADSP-21478/ADSP-21479

SUMMARY

- **Note: This datasheet is preliminary. This document contains material that is subject to change without notice.**
- **High performance 32-bit/40-bit floating point processor optimized for high performance audio processing**
- **Single-instruction, multiple-data (SIMD) computational architecture**
- **On-chip memory—5 Mbits of on-chip RAM, 4 Mbits of on-chip ROM**

Up to 266 MHz operating frequency

Qualified for Automotive Applications . See [Automotive](#page-68-0) [Products on Page 69](#page-68-0)

Code compatible with all other members of the SHARC family

The ADSP-2147x processors are available with unique audiocentric peripherals such as the digital applications interface, serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate converters, input data port, and more.

For complete ordering information, see [Ordering Guide on](#page-68-1) [Page 69.](#page-68-1)

Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. PrB

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

TABLE OF CONTENTS

REVISION HISTORY

3/10—Rev. PrB: Initial version

GENERAL DESCRIPTION

The ADSP-21478/ADSP-21479/ SHARC[®] processors are members of the SIMD SHARC family of DSPs that feature Analog Devices' Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, and ADSP-2116x DSPs as well as with first generation ADSP-2106x SHARC processors in SISD (singleinstruction, single-data) mode. These new processors are 32 bit/40-bit floating point processors optimized for high performance audio applications with its large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications interface (DAI).

[Table 1](#page-2-1) shows performance benchmarks for the ADSP-2147x processors. [Table 2](#page-2-2) shows the features of the individual product offerings.

Table 1. Processor Benchmarks

¹ Assumes two files in multichannel SIMD mode

Table 2. ADSP-2147x Family Features

¹ Available on the 100-lead package only.

 $^2\rm{The}$ 100-lead packages of the ADSP-21478 and 21479 processors do not contain an external port.

The diagram [on Page 1](#page-0-1) shows the two clock domains that make up the ADSP-2147x processors. The core clock domain contains the following features.

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (up to 5M bit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2147x [on Page 1](#page-0-1) also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 MTM unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnect, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, a flexible signal routing unit (DAI SRU).

• Digital peripheral interface that includes two timers, a 2 wire interface, one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), three pulse width modulation (PWM) units, and a flexible signal routing unit (DPI SRU).

As shown in the block diagram [on Page 5](#page-4-0), the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. Fabricated in a state-of-the-art, high speed, CMOS process, the processor achieves an instruction cycle time of 3.75 ns at 266 MHz. With its SIMD computational hardware, the processors can perform 1.596 GFLOPS running at 266 MHz.

FAMILY CORE ARCHITECTURE

The ADSP-2147x is code compatible at the assembly level with the ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2147x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in [Figure 2](#page-4-0) and detailed in the following sections.

SIMD Computational Engine

The ADSP-2147x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. When this mode is enabled, the same instruction is executed in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

Entering SIMD mode also has an effect on the way data is transferred between memory and the processing elements. When in SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each access of memory or the register file.

SIMD mode is supported from external SDRAM but is not supported in the AMI.

Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit singleprecision floating-point, 40-bit extended precision floatingpoint, and 32-bit fixed-point data formats.

Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

Data Register File

A general-purpose data register file is contained in each processing element. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0-R15 and in PEY as S0-S15.

Context Switch

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

Universal Registers

These registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all system registers (control/status) of the core.

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM data bus. These registers contain hardware to handle the data width difference.

Single-Cycle Fetch of Instruction and Four Operands

The ADSP-2147x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see [Figure 2](#page-4-0)). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

Instruction Cache

The ADSP-2147x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

Data Address Generators With Zero-Overhead Hardware Circular Buffer Support

The ADSP-2147x's two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital

Preliminary Technical Data **ADSP-21478/ADSP-21479**

Figure 2. SHARC Core Block Diagram

signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the processors contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-2147x can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction.

Variable Instruction Set Architecture (VISA)

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the ADSP-2147x supports new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and

compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

On-Chip Memory

The ADSP-21478 processor contains 3 Mbits of internal RAM [\(Table 3](#page-5-0)) and the ADSP-21479 processor contains 5 Mbits of internal RAM [\(Table 4](#page-6-1)). Each block can be configured for different combinations of code and data storage. Each memory block supports single-cycle, independent accesses by the core processor and I/O processor. The ADSP-2147x memory architecture, in combination with its separate on-chip buses, allow two data transfers from the core and one from the I/O processor, in a single cycle.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5 megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit

ADSP-21478/ADSP-21479 Preliminary Technical Data

floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in [Table 4](#page-6-1) and [Table 5](#page-7-0) display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an instruction that retrieves 48-bit memory. The 32-bit section describes what this address range looks like to an instruction that retrieves 32-bit memory.

On-Chip Memory Bandwidth

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks (assuming there are no block conflicts). The total bandwidth is realized using the DMD and PMD buses (2 x 64-bits, CCLK speed) and the IOD0/1 buses (2 x 32-bit, PCLK speed).

Table 3. Internal Memory Space (ADSP-21478)1

¹ Some ADSP-2147x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

Table 4. Internal Memory Space (ADSP-21479)1

¹ Some ADSP-2147x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

ROM Based Security

The ADSP-2147x has a ROM security feature that provides hardware support for securing user software code by preventing unauthorized reading from the internal code when enabled. When using this feature, the processor does not boot-load any external code, executing exclusively from internal ROM. Additionally, the processor is not freely accessible via the JTAG port. Instead, a unique 64-bit key, which must be scanned in through the JTAG or Test Access Port will be assigned to each customer. The device will ignore a wrong key. Emulation features and external boot modes are only available after the correct key is scanned.

Digital Transmission Content Protection

The DTCP specification defines a cryptographic protocol for protecting audio entertainment content from illegal copying, intercepting, and tampering as it traverses high performance digital buses, such as the IEEE 1394 standard. Only legitimate entertainment content delivered to a source device via another approved copy protection system (such as the DVD content

scrambling system) is protected by this copy protection system. For more information on this feature, contact your local ADI sales office.

FAMILY PERIPHERAL ARCHITECTURE

The ADSP-2147x family contains a rich set of peripherals that support a wide variety of applications including high quality audio, medical imaging, communications, military, test equipment, 3D graphics, speech recognition, motor control, imaging, and other applications.

External Port

The external port is available in the 196-ball CSP_BGA package. The interface supports access to the external memory through core and DMA accesses. The external memory address space is divided into four banks. Any bank can be programmed as either asynchronous or synchronous memory. The external ports are comprised of the following modules.

• An Asynchronous Memory Interface which communicates with SRAM, FLASH, and other devices that meet the standard asynchronous SRAM access protocol. The AMI

ADSP-21478/ADSP-21479 Preliminary Technical Data

supports 14M words of external memory in bank 0 and 16M words of external memory in bank 1, bank 2, and bank 3.

- An SDRAM controller that supports a glueless interface with any of the standard SDRAMs. The SDC supports 62M words of external memory in bank 0, and 64M words of external memory in bank 1, bank 2, and bank 3.
- Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

External Memory

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available in the 196-ball CSP_BGA package, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices and DIMMs (dual inline memory module), while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types. Non-SDRAM external memory address space is shown in [Table 5](#page-7-0).

SIMD Access to External Memory

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows to access the complementary registers on the PEy unit in the normal word space (NW). This improves performance since there is no need to explicitly load the complimentary registers as in SISD mode.

External Memory Execution

In the ADSP-21479, the program sequencer can execute code directly from external memory bank 0 (SRAM, SDRAM). This allows a reduction in internal memory size. With external execution, programs run at slower speeds since 48-bit instructions are fetched in parts from a 16-bit external bus coupled with the inherent latency of fetching instructions from SDRAM. Fetching instructions from SDRAM generally takes 1.5 peripheral clock cycles per instruction.

VISA and Non VISA Access to External Memory

The SDRAM controller on the processor supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because in the best case one 48-bit fetch contains 3 valid instructions. Code execution from the traditional non-VISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/non-VISA.

SDRAM Controller

The SDRAM controller, available on the ADSP-21479 in the 196-ball CSP_BGA package, provides an interface of up to four separate banks of industry-standard SDRAM devices or DIMMs, at speeds up to f_{SDCIK} . Fully compliant with the SDRAM standard, each bank has its own memory select line $(\overline{\text{MS0}} - \overline{\text{MS3}})$, and can be configured to contain between 16M bytes and 128M bytes of memory. SDRAM external memory address space is shown in [Table 6.](#page-7-1)

Table 6. External Memory for SDRAM Addresses

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on SDRAM and the AMI interface.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF loads. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap. In case of 16-bit wide external memory, two 48-bit instructions are stored in six 32-bit wide memory locations. For example, if 2k instructions are placed in 16-bit wide external memory starting at the bank 0 normal-word base address 0x0030 0000 (corresponding to instruction address 0x0020 0000) and ending at address 0x0030 0BFF (corresponding to instruction address 0x0020 07FF), then data buffers can be placed starting at an address that is offset by 3k 32-bit words (for example, starting at 0x0030 0C00).

Asynchronous Memory Controller

The asynchronous memory controller, available on the ADSP-21479 in the 196-ball CSP_BGA package, provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 14M word window and banks 1, 2, and 3 occupy a 16M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

External Port Throughput

The throughput for the external port, based on 133 MHz clock and 16-bit data bus, is 88 M bytes/s for the AMI and 266 M bytes/s for SDRAM.

MediaLB

The automotive models of the ADSP-2147x processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin as well as 5-pin media local bus protocols. It supports speeds up to 1024 FS (49.25 Mbits/sec, $FS = 48.1$ kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive products, see [Automotive Products on](#page-68-0) [Page 69](#page-68-0).

Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs each. Therefore, this module generates 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single update mode or double update mode. In single update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the mid-point of the PWM period. In double update mode, a second updating of the PWM registers is implemented at the mid-point of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

Digital Applications Interface (DAI)

The digital applications interface (DAI) provides the ability to connect various peripherals to any of the DAI pins (DAI_P20–1).

Programs make these connections using the signal routing unit (SRU), shown in [Figure 1.](#page-0-1)

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI also includes eight serial ports, four precision clock generators (PCG), S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

Serial Ports

The ADSP-2147x features eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

The serial ports operate at a maximum data rate of $f_{PCLK}/4$. Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- I^2S mode
- Packed I²S mode
- Left-justified mode

Left-justified mode is a mode where in each frame sync cycle two samples of data are transmitted/received—one sample on the high segment of the frame sync, the other on the low segment of the frame sync. Programs have control over various attributes of this mode.

Each of the serial ports supports the left-justified and I^2S protocols (I^2S is an industry-standard interface commonly used by audio codecs, ADCs, and DACs such as the Analog Devices AD183x family), with two data pins, allowing four left-justified

or I²S channels (using two stereo devices) per serial port, with a maximum of up to 32 I^2S channels. The serial ports permit little-endian or big-endian transmission formats and word lengths selectable from 3 bits to 32 bits. For the left-justified and I^2S modes, data-word lengths are selectable between 8 bits and 32 bits. Serial ports offer selectable synchronization and transmit modes as well as optional μ-law or A-law companding selection on a per channel basis. Serial port clocks and frame syncs can be internally or externally generated.

The serial ports also contain frame sync error detection logic where the serial ports detect frame syncs that arrive early (for example frame syncs that arrive while the transmission/reception of the previous word is occurring). All the serial ports also share one dedicated error interrupt.

S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left justified, I^2S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources such as the SPORTs, external pins, the precision clock generators (PCGs), and are controlled by the SRU control registers.

Asynchronous Sample Rate Converter

The sample rate converter (ASRC) contains four ASRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The ASRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the ASRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

Input Data Port

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I^2S , left-justified sample pair, or right-justified mode. One frame sync cycle indicates one 64-bit left/right pair, but data is sent to the FIFO as 32-bit words (that is, one-half of a frame at a time). The processor supports 24- and 32-bit I^2S , 24and 32-bit left-justified, and 24-, 20-, 18- and 16-bit right-justified formats.

Precision Clock Generators

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are

identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

The outputs of PCG A and B can be routed through the DAI pins and the outputs of PCG C and D can be driven on to the DAI as well as the DPI pins.

Digital Peripheral Interface (DPI)

The digital peripheral interface provides connections to two serial peripheral interface ports (SPI), one universal asynchronous receiver-transmitter (UART), 12 flags, a 2-wire interface (TWI), three PWM modules (PWM3–1), and two general-purpose timers.

Serial Peripheral (Compatible) Interface

The ADSP-2147x SHARC processors contain two serial peripheral interface ports (SPIs). The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPIcompatible devices, either acting as a master or slave device. The SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPIcompatible port uses open drain drivers to support a multimaster configuration and to avoid data contention.

UART Port

The processors provide a full-duplex Universal Asynchronous Receiver/Transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

• Support for bit rates ranging from $(f_{PCLK}/1,048,576)$ to $(f_{PCLK}/16)$ bits per second.

- Support for data formats from 7 to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

In conjunction with the general-purpose timer functions, autobaud detection is supported.

Timers

The ADSP-2147x has a total of three timers: a core timer that can generate periodic software interrupts and two general-purpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watch dog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and the general-purpose timers have one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables the generalpurpose timer.

2-Wire Interface Port (TWI)

The TWI is a bidirectional 2-wire, serial bus used to move 8-bit data while maintaining compliance with the $I²C$ bus protocol. The TWI master incorporates the following features:

- 7-bit addressing
- Simultaneous master and slave operation on multiple device systems with support for multi master data arbitration
- Digital filtering and timed event processing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

Shift Register

The shift register can be used as a serial to parallel data converter. The shift register module consists of an 18-stage serial shift register, 18-bit latch, and three-state output buffers. The shift register and latch have separate clocks. Data is shifted into the serial shift register on the positive-going transitions of the shift register serial clock (SR_SCLK) input. The data in each flip-flop is transferred to the respective latch on a positive-going transition of the shift register latch clock (SR_LAT) input.

The shift register's signals can be configured as follows.

- The SR_SCLK can come from any of the SPORT0–7 SCLK outputs, PCGA/B clock, any of the DAI pins (1–8), and one dedicated pin (SR_SCLK).
- The SR_LAT can come from any of SPORT0–7 Frame sync outputs, PCGA/B frame sync, any of the DAI pins (1–8), and one dedicated pin (SR_LAT).
- The SR_SDI input can from any of SPORT0–7 serial data outputs, any of the DAI pins (1–8), and one dedicated pin (SR_SDI).

Note that the SR_SCLK, SR_LAT, and SR_SDI inputs must come from same source except in the case of where SR_SCLK comes from PCGA/B or SR_SCLK and SR_LAT come from PCGA/B.

If SR_SCLK comes from PCGA/B, then SPORT0–7 will generate the SR_LAT and SR_SDI signals. If SR_SCLK and SR_LAT come from PCGA/B, then SPORT0–7 will generate the SR_SDI signal.

I/O PROCESSOR FEATURES

The I/O processor provides up to 65 channels of DMA as well as an extensive set of peripherals.

DMA Controller

The processor's on-chip DMA controller allows data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-2147x's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the parallel data acquisition port (PDAP) or the UART.

Up to 67 channels of DMA are available on the ADSP-2147x processors as shown in [Table 7](#page-10-1).

Programs can be downloaded to the ADSP-2147x using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers, and DMA chaining for automatic linked DMA transfers.

Table 7. DMA Channels

¹ Automotive models only.

Delay Line DMA

The ADSP-2147x processor provides delay line DMA functionality. This allows processor reads and writes to external delay line buffers (and hence to external memory) with limited core interaction.

Scatter/Gather DMA

The ADSP-2147x processor provides scatter/gather DMA functionality. This allows processor DMA reads/writes to/from noncontingeous memory blocks.

ADSP-21478/ADSP-21479 Preliminary Technical Data

FFT Accelerator

FFT accelerator implements radix-2 complex/real input, complex output FFT with no core intervention.

FIR Accelerator

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency.

IIR Accelerator

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency.

Watch Dog Timer

The watch dog timer is used to supervise stability of the system software. When used in this way, software reloads the watch dog timer in a regular manner so that the downward counting timer never expires. An expiring timer then indicates that system software might be out of control.

The ADSP-2147x processors include a 32-bit watch dog timer that can be used to implement a software watch dog function. A software watch dog can improve system reliability by forcing the processor to a known state through generation of a system reset, if the timer expires before being reloaded by software. Software initializes the count value of the timer, and then enables the timer.

The watch dog timer resets both the core and the internal peripherals. After an external reset, the WDT must be disabled by default. Software must be able to determine if the watch dog was the source of the hardware reset by interrogating a status bit in the watch dog timer control register.

The WDT contains a software programmable Trip Counter register that sets the number of times that the WDT can expire before the WDTRSTO pin is continually asserted until the next time hardware reset is applied. The trip counter is not cleared by the WDT generated reset. This gives software the ability to count the number of WDT generated resets using the CUR-TRIPVAL field in the trip counter register.

Real-Time Clock

The real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the SHARC processor. Connect RTC pins RTXI and RTXO with external components as shown in [Figure 3.](#page-11-1)

The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time. An RTCLKOUT signal that operates at 1Hz is also provided for calibration.

NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS. C1 AND C2 SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3 pF.

Figure 3. External Components for RTC

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60-second counter, a 60-minute counter, a 24-hour counter, and an 32,768-day counter. When the alarm interrupt is enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. There are two alarms: The first alarm is for a time of day. The second alarm is for a day and time of that day.

The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch interrupt is enabled and the counter underflows, an interrupt is generated.

SYSTEM DESIGN

The following sections provide an introduction to system design options and power supply issues.

Program Booting

The internal memory of the ADSP-2147x boots at system power-up from an 8-bit EPROM via the external port, an SPI master, or an SPI slave. Booting is determined by the boot configuration (BOOT_CFG2–0) pins in [Table 8.](#page-11-2)

Table 8. Boot Mode Selection

¹The BOOT CFG2 pin is not available on the 100-pin package.

The "Running Reset" feature is used to reset the processor core and peripherals, but without resetting the PLL and SDRAM controller, or performing a boot. The functionality of the RESE-TOUT/RUNRSTIN pin has now been extended to also act as the input for initiating a Running Reset. For more information, see the ADSP-214xx SHARC Processor Hardware Reference.

Power Supplies

The processors have separate power supply connections for the internal (V_{DD_INT}) and external (V_{DD_EXT}), power supplies. The internal and analog supplies must meet the V_{DD-NT} specifications. The external supply must meet the V_{DD-EXT} specification. All external supply pins must be connected to the same power supply.

To reduce noise coupling, the PCB should use a parallel pair of power and ground planes for V_{DD-NT} and GND.

Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-2147x processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate "Emulator Hardware User's Guide".

DEVELOPMENT TOOLS

The ADSP-2147x processors are supported with a complete set of CROSSCORE® software and hardware development tools, including Analog Devices emulators and Visual $\text{DSP++}^{\textcircled{\tiny{\textregistered}}}$ development environment. The same emulator hardware that supports other SHARC processors also fully emulates the ADSP-2147x processors.

EZ-KIT Lite Evaluation Board

For evaluation of the processors, use the EZ-KIT Lite
® board being developed by Analog Devices. The board comes with onchip emulation capabilities and is equipped to enable software development. Multiple daughter cards are available.

Designing an Emulator-Compatible DSP Board (Target)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG DSP. Nonintrusive incircuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

Evaluation Kit

Analog Devices offers a range of EZ-KIT Lite® evaluation platforms to use as a cost effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ $^{\circ}$ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board Flash device to store user-specific boot code, enabling the board to run as a standalone unit without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2147x architecture and functionality. For detailed information on the ADSP-2147x family core architecture and instruction set, refer to the *SHARC Processor Programming Reference*.

PIN FUNCTION DESCRIPTIONS

Table 9. Pin Descriptions

The following symbols appear in the Type column of [Table 9](#page-13-1): **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26k–63kΩ. The range of an ipd resistor can be between 31k–85kΩ.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 100-lead LQFP package. For more information, see [Table 2 on Page 3](#page-2-2) and [Table 53 on Page 64](#page-63-1).

Table 9. Pin Descriptions (Continued)

The following symbols appear in the Type column of Table 9: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26k–63kΩ. The range of an ipd resistor can be between 31k–85kΩ.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 53 on Page 64.

Table 9. Pin Descriptions (Continued)

The following symbols appear in the Type column of Table 9: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26k–63kΩ. The range of an ipd resistor can be between 31k–85kΩ.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 53 on Page 64.

Table 9. Pin Descriptions (Continued)

The following symbols appear in the Type column of Table 9: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26k–63kΩ. The range of an ipd resistor can be between 31k–85kΩ.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 53 on Page 64.

 1 ¹The MLB pins are only available on the ADSP-21479W automotive processor.

Table 10. Pin List, Power and Ground

 1 The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be *robustly* connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

SPECIFICATIONS

OPERATING CONDITIONS

 $^{\rm l}$ Specifications subject to change without notice.

²The expected value is 1.2V +/-50 mV and initial designs should use a programmable regulator that can be adjusted from 0.95 V to 1.26 V.

³The expected voltage is = to V_{DD_EXT} . 4Applies to input and bidirectional pins: ADDR23–0, DATA15–0, FLAG3–0, DAI_Px, DPI_Px, BOOT_CFGx, CLK_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST. ⁵ Applies to input pin CLKIN.

 6 Applies to automotive models only. See [Automotive Products on Page 69](#page-68-0) $^{\rm 6}$

ELECTRICAL CHARACTERISTICS

¹ Specifications subject to change without notice.

²Applies to output and bidirectional pins: ADDR23-0, DATA15-0, AMI_RD, AMI_WR, FLAG3-0, DAI_Px, DPI_Px, EMU, TDO, RESETOUT.

³ See [Output Drive Currents on Page 61](#page-60-0) for typical drive current capabilities.

⁴ Applies to input pins: BOOT_CFGx, CLK_CFGx, TCK, RESET, CLKIN.

⁵ Applies to input pins with internal pull-ups: TRST, TMS, TDI.

⁶ Applies to three-statable pins: TDO, MLBDAT, MLBSIG, MLBDO, and MLBSO.

7Applies to three-statable pins with pull-ups: DAI_Px, DPI_Px, EMU.

8Typical internal current data reflects nominal operating conditions.

⁹ See Engineer-to-Engineer Note "Estimating Power Dissipation for ADSP-2147x SHARC Processors" for further information.

10Applies to all signal pins.

¹¹Guaranteed, but not tested.

PACKAGE INFORMATION

The information presented in [Figure 4](#page-20-5) provides details about the package branding for the ADSP-2147x processors. For a complete listing of product availability, see [Ordering Guide on](#page-68-1) [Page 69](#page-68-1).

Figure 4. Typical Package Brand

Table 11. Package Brand Information¹

¹ Non Automotive only. For branding information specific to Automotive products, contact Analog Devices Inc.

ESD SENSITIVITY

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note "Estimating Power Dissipation for ADSP-2147x SHARC Processors" for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see [Thermal](#page-61-0) [Characteristics on Page 62](#page-61-0).

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in [Table 12](#page-20-6) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of

this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 12. Absolute Maximum Ratings

TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See [Figure 51 on page 61](#page-60-4) under [Test Conditions](#page-60-1) for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, and serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see [Figure 5](#page-21-0)). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

Voltage Controlled Oscillator

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds f_{VCO} specified in [Table 15.](#page-23-0)

- The product of CLKIN and PLLM must never exceed 1/2 of f_{VCO} (max) in [Table 15](#page-23-0) if the input divider is not enabled $(INDIV = 0).$
- The product of CLKIN and PLLM must never exceed f_{VCO} (max) in [Table 15](#page-23-0) if the input divider is enabled $(INDIV = 1).$

The VCO frequency is calculated as follows:

 $f_{VCO} = 2 \times PLLM \times f_{INPUT}$ $f_{CCLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$

where:

fVCO = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

 f_{INPUT} = is the input frequency to the PLL.

*f*_{INPUT} = CLKIN when the input divider is disabled or

 f_{INPUT} = CLKIN ÷ 2 when the input divider is enabled

ADSP-21478/ADSP-21479 Preliminary Technical Data

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in and Table 13. All of the timing specifications for the ADSP-2147x peripherals are defined in relation to t_{PCLK}. See the peripheral specific section for each peripheral's timing information.

Table 13. Clock Periods

Timing Requirements	Description		
$t_{\textsf{CK}}$	CLKIN Clock Period		
$t_{C C K}$	Processor Core Clock Period		
t_{PCIK}	Peripheral Clock Period = $2 \times t_{CCLK}$		
SDCIK	SDRAM Clock Period = (t_{CCLK}) × SDCKR		

[Figure 5](#page-21-0) shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the *ADSP-214xx SHARC Processor Hardware Reference*.

Figure 5. Core Clock and System Clock Relationship to CLKIN

Power-Up Sequencing

The timing requirements for processor startup are given in [Table 14.](#page-22-0) While no specific power-up sequencing is required between $\rm V_{\rm DD_EXT}$ and $\rm V_{\rm DD_INT}$ there are some considerations that the system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the $\rm V_{DD_INT}$ power supply comes up after $\rm V_{DD_EXT}$ any pin, such as RESETOUT and RESET may actually drive momentarily until the V_{DD-NT} rail has powered up. Systems

sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the V_{DD-NT} power supply comes up after V_{DD_EXT} , a leakage current of the order of threestate leakage current pull-up, pull-down, may be observed on any pin, even if that is an input only (for example the RESET pin) until the V_{DD_INT} rail has powered up.

Table 14. Power Up Sequencing Timing Requirements (Processor Startup)

 1 Valid V $_{\tt DD_INT}$ and V $_{\tt DD_EXT}$ assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

 2 Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

³ Based on CLKIN cycles.

⁴ Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

 5 The 4096 cycle count depends on t_{SRST} specification in [Table 16.](#page-24-0) If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.

Clock Input

Table 15. Clock Input

 1 Applies only for CLKCFG1-0 = 00 and default values for PLL control bits in PMCTL.

² Applies only for CLKCFG1–0 = 01 and default values for PLL control bits in PMCTL.

 3 Any changes to PLL control bits in the PMCTL register must meet core clock timing specification $t_{\rm CCLK}$

 5 Actual input jitter should be combined with ac specifications for accurate timing analysis.

 6 Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.

Figure 7. Clock Input

Clock Signals

The ADSP-2147x can use an external clock or a crystal. See the CLKIN pin description in [Table 9](#page-13-1). Programs can configure the processor to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. [Figure 8](#page-23-1) shows the component connections used for a crystal operating in fundamental mode. Note that the clock rate is achieved using a 16.67 MHz crystal and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock speed of 266 MHz). To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.

Figure 8. 266 MHz Operation (Fundamental Mode Crystal)

⁴ See [Figure 5 on page 22](#page-21-0) for VCO diagram.

Reset

Table 16. Reset

¹ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 µs while RESET is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).

Running Reset

The following timing specification applies to RESET-OUT/RUNRSTIN pin when it is configured as RUNRSTIN.

Table 17. Running Reset

Figure 10. Running Reset

Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as IRQ0, IRQ1, and IRQ2 interrupts as well as the DAI_P20-1 and DPI_P14-1 pins when they are configured as interrupts.

Table 18. Interrupts

Core Timer

The following timing specification applies to FLAG3 when it is configured as the core timer (TMREXP).

Table 19. Core Timer

Figure 12. Core Timer

Preliminary Technical Data **ADSP-21478/ADSP-21479**

Timer PWM_OUT Cycle Timing

The following timing specification applies to timer0 and timer1 in PWM_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI_P14–1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI_P14–1 pins.

Table 20. Timer PWM_OUT Timing

Figure 13. Timer PWM_OUT Timing

Timer WDTH_CAP Timing

The following timing specification applies to timer0 and timer1, and in WDTH_CAP (pulse width count and capture) mode. Timer signals are routed to the DPI_P14–1 pins through the SRU. Therefore, the timing specification provided below is valid at the DPI_P14–1 pins.

Table 21. Timer Width Capture Timing

Figure 14. Timer Width Capture Timing

Watch Dog Timer Timing

Table 22. Watch Dog Timer Timing

Figure 15. Watch Dog Timer Timing

Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example DAI_PB01_I to DAI_PB02_O).

Table 23. DAI/DPI Pin to Pin Routing

Preliminary Technical Data **ADSP-21478/ADSP-21479**

Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's

inputs and outputs are not directly routed to/from DAI pins (via pin buffers) there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI_P01 – DAI_P20).

Table 24. Precision Clock Generator (Direct Pin Routing)

¹Normal mode of operation.

Figure 17. Precision Clock Generator (Direct Pin Routing)

Flags

The timing specifications provided below apply to ADDR23–0 and DATA7–0 when configured as FLAGS. See [Table 9 on](#page-13-1) [Page 14](#page-13-1) for more information on flag use.

Table 25. Flags

 $^{\rm 1}$ This is applicable when the Flags are connected to DPI_P14–1, ADDR23–0, DATA7–0 and FLAG3–0 pins.

Figure 18. Flags

Preliminary Technical Data **ADSP-21478/ADSP-21479**

SDRAM Interface Timing (133 MHz SDCLK)

The 133 MHz access speed is for a single processor. The processor needs to be programmed in $t_{\text{SDCLK}} = 2.0 \times t_{\text{CCLK}}$ mode when operated at 266 MHz.

Table 26. SDRAM Interface Timing1

 1 For $\rm f_{\rm CCLK}$ = 266 MHz (core clock to SDCLK ratio = 1:2).

² Command pins include: $\overline{\text{SDCAS}}, \overline{\text{SDRAS}}, \overline{\text{SDWE}}, \overline{\text{MSx}}, \text{SDA10}, \text{SDCKE},$ and DQM.

Figure 19. SDRAM Interface Timing

ADSP-21478/ADSP-21479 Preliminary Technical Data

SDRAM Interface Enable/Disable Timing (133 MHz SDCLK)

Table 27. SDRAM Interface Enable/Disable Timing1

 1 For $\rm f_{\rm CCLK}$ = 266 MHz (core clock to SDCLK ratio = 1:2).

Figure 20. SDRAM Interface Enable/Disable Timing

Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

Table 28. Memory Read—Bus Master

W = (number of wait states specified in AMICTLx register) \times t_{spcLK}.

HI = RHC + IC (RHC = (number of Read Hold Cycles specified in AMICTLx register) x t_{SDCLK}

 $IC =$ (number of idle cycles specified in AMICTLx register) x t_{SDCLK}).

 $H =$ (number of hold cycles specified in AMICTLx register) x t_{spcLK}.

 $^{\rm 1}\rm Data$ delay/setup: System must meet t $_{\rm DAD}$ t $_{\rm DRLD}$ or t $_{\rm SDS}$

²The falling edge of $\overline{\text{MS}}$ x, is referenced.

³Note that timing for AMI_ACK, ADDR, DATA, $\overline{\overline{AM_RD}}$, $\overline{\overline{AM_WR}}$, and strobe timing parameters only apply to asynchronous access mode.

 4 Data hold: User must meet t $_{\rm HDRH}$ in asynchronous access mode. See [Test Conditions on Page 61](#page-60-1) for the calculation of hold times given capacitive and dc loads.

⁵ AMI_ACK delay/setup: User must meet t_{DAAK}, or t_{DAAK}, for deassertion of AMI_ACK (low). For asynchronous assertion of AMI_ACK (high) user must meet t_{DAAK} or t_{DSAK}.
⁶ For Read to Read: Same bank = (1 + RHC) ×

(IC – 4), at least 5 SDCLK cycles for both the same bank and different banks.

Figure 21. Memory Read—Bus Master

Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

Table 29. Memory Write—Bus Master

 $H =$ (number of hold cycles specified in AMICTLx register) x $t_{S D C L K}$

 1 AMI_ACK delay/setup: System must meet t_{DAAK}, or t_{DSAK}, for deassertion of AMI_ACK (low). For asynchronous assertion of AMI_ACK (high) user must meet t_{DAAK} or t_{DSAK}. ²The falling edge of AMI_MSx is reference

 3 Note that timing for AMI_ACK, ADDR, DATA, $\overline{\mathrm{AMI_R D}}$, $\overline{\mathrm{AMI_W R}}$, and strobe timing parameters only applies to asynchronous access mode.

⁴ See [Test Conditions on Page 61](#page-60-1) for calculation of hold times given capacitive and dc loads.

5For Write to Write: 1 + HC, for both same bank and different bank. For Write to Read: 3 SDCLK cycles + HC , for the same bank and different banks.

Serial Ports

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 30. Serial Ports—External Clock

Serial port signals (SCLK, FS, Data Channel A, Data Channel B) are routed to the DAI_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20–1 pins.

¹Referenced to sample edge.

 2 Referenced to drive edge.

Table 31. Serial Ports—Internal Clock

¹Referenced to the sample edge.

 $^{\rm 2}$ Referenced to drive edge.

ADSP-21478/ADSP-21479 Preliminary Technical Data

NOTES 1. EITHER THE RISING EDGE OR THE FALLING EDGE OF SCLK (EXTERNAL OR INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.

NOTES

1. EITHER THE RISING EDGE OR THE FALLING EDGE OF SCLK (EXTERNAL OR INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.

Figure 23. Serial Ports

Table 32. Serial Ports—External Late Frame Sync

¹The t_{DDTLFSE} and t_{DDTENFS} parameters apply to left-justified as well as DSP serial mode, and MCE = 1, MFD = 0.

LATE EXTERNAL TRANSMIT FS

Figure 24. External Late Frame Sync¹

¹This figure reflects changes made to support left-justified mode.

Table 33. Serial Ports—Enable and Three-State

 $^{\rm l}$ Referenced to drive edge.

Figure 25. Enable and Three-State

Input Data Port (IDP)

The timing requirements for the IDP are given in [Table 34](#page-40-0). IDP signals are routed to the DAI_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20–1 pins.

Table 34. Input Data Port (IDP)

 $^{\rm 1}$ The serial clock, data and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.

Figure 26. IDP Master Timing

ADSP-21478/ADSP-21479 Preliminary Technical Data

Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in [Table 35.](#page-41-0) PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the

PDAP chapter of the *ADSP-214xx SHARC Processor Hardware Reference*. Note that the 20-bits of external PDAP data can be provided through the ADDR23–0 pins or over the DAI pins.

Table 35. Parallel Data Acquisition Port (PDAP)

1 Source pins of DATA and control are ADDR23–0 or DAI pins. Source pins for SCLK and FS are: 1) DAI pins, 2) CLKIN through PCG, or 3) DAI pins through PCG.

Figure 27. PDAP Timing

Sample Rate Converter—Serial Input Port

The ASRC input signals are routed from the DAI_P20–1 pins using the SRU. Therefore, the timing specifications provided in [Table 36](#page-42-0) are valid at the DAI_P20–1 pins.

Table 36. ASRC, Serial Input Port

¹ The serial clock, data and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.

Figure 28. ASRC Serial Input Port Timing

ADSP-21478/ADSP-21479 Preliminary Technical Data

Sample Rate Converter—Serial Output Port

For the serial output port, the frame-sync is an input and it should meet setup and hold times with regard to the serial clock on the output port. The serial data output has a hold time and

Table 37. ASRC, Serial Output Port

delay specification with regard to serial clock. Note that serial clock rising edge is the sampling edge and the falling edge is the drive edge.

 $^{\rm 1}$ The serial clock, data and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.

Figure 29. ASRC Serial Output Port Timing

Pulse-Width Modulation Generators (PWM)

The following timing specifications apply when the ADDR23–8/DPI_14–1 pins are configured as PWM.

Table 38. Pulse-Width Modulation (PWM) Timing

Figure 30. PWM Timing

S/PDIF Transmitter

Serial data input to the S/PDIF transmitter can be formatted as left justified, \vec{l}^2 S, or right justified with word widths of 16-, 18-, 20-, or 24-bits. The following sections provide timing for the transmitter.

S/PDIF Transmitter-Serial Input Waveforms

[Figure 31](#page-45-0) shows the right-justified mode. LRCLK is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed 12-bit clock periods (in 20-bit output mode) or 16-bit clock periods (in 16-bit output mode) from an LRCLK transition, so that when there are 64 Serial clock periods per LRCLK period, the LSB of the data will be right-justified to the next LRCLK transition.

[Figure 32](#page-45-1) shows the default $I²S$ -justified mode. LRCLK is low for the left channel and HI for the right channel. Data is valid on the rising edge of Serial Clock. The MSB is left-justified to an LRCLK transition but with a single Serial Clock period delay.

[Figure 33](#page-45-2) shows the left-justified mode. LRCLK is high for the left channel and LO for the right channel. Data is valid on the rising edge of Serial Clock. The MSB is left-justified to an LRCLK transition with no MSB delay.

Figure 33. Left-Justified Mode

Preliminary Technical Data **ADSP-21478/ADSP-21479**

S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in [Table 39](#page-46-0). Input signals are routed to the DAI_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20–1 pins.

Table 39. S/PDIF Transmitter Input Data Timing

¹ The serial clock, data and frame sync signals can come from any of the DAI pins.The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.

Figure 34. S/PDIF Transmitter Input Timing

Oversampling Clock (HFCLK) Switching Characteristics

The S/PDIF transmitter has an oversampling clock. This HFCLK input is divided down to generate the biphase clock.

Table 40. Over Sampling Clock (HFCLK) Switching Characteristics

S/PDIF Receiver

The following section describes timing as it relates to the S/PDIF receiver.

Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the TBD \times FS clock.

Table 41. S/PDIF Receiver Internal Digital PLL Mode Timing

¹ Serial clock frequency is TBD x frame sync where $FS =$ the frequency of LRCLK.

Figure 35. S/PDIF Receiver Internal Digital PLL Mode Timing

SPI Interface—Master

The ADSP-2147x contains two SPI ports. Both primary and secondary are available through DPI only. The timing provided in [Table 42](#page-48-0) and [Table 43](#page-49-0) applies to both.

Table 42. SPI Interface Protocol—Master Switching and Timing Specifications

Figure 36. SPI Master Timing

ADSP-21478/ADSP-21479 Preliminary Technical Data

SPI Interface—Slave

Table 43. SPI Interface Protocol—Slave Switching and Timing Specifications

 $^{\rm 1}$ The timing for these parameters applies when the SPI is routed through the signal routing unit. For more information, see the processor hardware reference, "Serial Peripheral Interface Port" chapter.

Preliminary Technical Data **ADSP-21478/ADSP-21479**

Figure 37. SPI Slave Timing

Media Local Bus

All the numbers given are applicable for all speed modes (1024Fs, 512Fs and 256Fs for 3-pin; 512Fs and 256Fs for 5-pin) unless otherwise specified. Please refer to MediaLB specification document rev 3.0 for more details.

Table 44. MLB Interface, 3-pin Specifications

¹Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). ²The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.

Preliminary Technical Data **ADSP-21478/ADSP-21479**

Figure 38. MLB Timing (3-Pin Interface)

¹Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). ² Gate Delays due to OR'ing logic on the pins must be accounted for.

³When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.

Figure 39. MLB Timing (5-Pin Interface)

Figure 40. MLB 3-Pin and 5-Pin MLBCLK Pulse Width Variation Timing

Universal Asynchronous Receiver-Transmitter (UART) Port—Receive and Transmit Timing

[Figure 41](#page-54-0) describes UART port receive and transmit operations. The maximum baud rate is $PCLK/16$ where $PCLK = 1/tPCLK$. As shown in [Figure 41](#page-54-0) there is some latency between the gener-

Table 46. Shift Register

ation of internal UART interrupts and the external data operations. These latencies are negligible at the data transmission rates for the UART.

¹ UART signals RXD and TXD are routed through DPI P14-1 pins using the SRU.

Shift Register

Table 47. Shift Register

 $^1\rm{DAI_P08-01}$ are selected as shift register clock, latch clock and serial data input.

²Both clocks can be connected to the same clock source. If both clocks are connected to same clock source, then data in the 18-stage shift register is always one cycle ahead of latch register data.

 $^3\rm{For\ setup/hold\ timing\ requirements\ of\ off-chip\ shift\ register\ interfaces.}$

⁴ SPORTx Serial clock out, Frame sync out, and Serial data outputs are routed to Shift register block internally and are also routed onto DAI_P20–01.

5PCG Serial clock output is routed to SPORT and Shift register block internally and are also routed onto DAI_P20–01. SPORT will generate SR_LAT and SDI internally.

6PCG Serial clock and Frame sync outputs are routed to SPORT and Shift register block internally and are also routed onto DAI_P20–01. SPORT will generate SDI internally.

Preliminary Technical Data **ADSP-21478/ADSP-21479**

THE TIMING PARAMETERS SHOWN FOR t_{SSDI}, AND t_{HSDI}, ARE ALSO **VALID FOR tSSDIDAI, AND tHSDIDAI.**

Figure 42. SR_SDI Setup, Hold

THE TIMING PARAMETERS SHOWN FOR tDSDO1 AND tDSDO2 ARE ALSO VALID FORtDSDODAI1, tDSDODAI2, tDSDOSP1, tDSDOSP2, tDSDOPCG1 AND tDSDOPCG2.

Figure 43. SR_ SDO Delay

 $\mathbf{t}_{\mathsf{DLODA12}}, \mathbf{t}_{\mathsf{DLODA14}}, \mathbf{t}_{\mathsf{DLO12G12}}, \mathbf{t}_{\mathsf{DLO1G14D}}$ and $\mathbf{t}_{\mathsf{DLO2G2}}$ are also valid for $\mathbf{t}_{\mathsf{DLODDA11}}, \mathbf{t}_{\mathsf{DLODCA17}}$

Figure 44. SR_LDO Delay

ADSP-21478/ADSP-21479 Preliminary Technical Data

THE TIMING PARAMETER SHOWN FOR $t_{SSCK2LCK}$ IS ALSO VALID FOR $t_{SSCK2LCKDA}$

Figure 45. SR_SDCLK to SR_LAT Setup, Clocks Pulse Width and Maximum Frequency

Figure 46. SR_CLR Timing

TWI Controller Timing

[Table 48](#page-58-0) and [Figure 47](#page-58-1) provide timing information for the TWI interface. Input Signals (SCL, SDA) are routed to the DPI_P14–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DPI_P14–1 pins.

Table 48. Characteristics of the SDA and SCL Bus Lines for F/S-Mode TWI Bus Devices1

 1 All values referred to $\rm V_{II,min}$ and $\rm V_{II,max}$ levels. [For more information, see Electrical Characteristics on page 20.](#page-19-0)

Figure 47. Fast and Standard Mode Timing on the TWI Bus

JTAG Test Access Port and Emulation

¹System Inputs = DATA15–0, CLK_CFG1–0, RESET, BOOT_CFG1–0, DAI_Px, DPI_Px, FLAG3–0, MLBCLK, MLBDAT, MLBSIG, SR_SCLK, SR_CLR, SR_SDI, and SR_LAT.

² System Outputs = DAI_Px, DPI_Px, ADDR23–0, AMI_RD, AMI_WR, FLAG3–0, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, SDCLK, MLBDAT, MLBSIG, MLBDO, MLBSO, SR_SDO, SR_LDO and EMU.

Figure 48. IEEE 1149.1 JTAG Test Access Port

Preliminary Technical Data **ADSP-21478/ADSP-21479**

OUTPUT DRIVE CURRENTS

[Figure 49](#page-60-3) shows typical I-V characteristics for the output drivers of the ADSP-2147x. The curves represent the current drive capability of the output drivers as a function of output voltage.

Figure 49. Typical Drive at Junction Temperature

TEST CONDITIONS

The ac signal specifications (timing parameters) appear in [Table 16 on Page 25](#page-24-0) through [Table 49 on Page 60.](#page-59-0) These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in [Figure 50](#page-60-5).

Timing is measured on signals when they cross the 1.5 V level as described in [Figure 51](#page-60-4). All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.

Figure 50. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

Figure 51. Voltage Reference Levels for AC Measurements

CAPACITIVE LOADING

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see [Figure 50\)](#page-60-5). [Figure 54](#page-61-1) shows graphically how output delays and holds vary with load capacitance. The graphs of [Figure 52](#page-60-6), [Figure 53,](#page-60-7) and [Figure 54](#page-61-1) may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, $V = Min$) vs. Load Capacitance.

Figure 52. Typical Output Rise/Fall Time (20% to 80%, $V_{DD_EXT} = Max$

Figure 53. Typical Output Rise/Fall Time (20% to 80%, V_{DD $EXT} = Min$)

Figure 54. Typical Output Delay or Hold vs. Load Capacitance (at Ambient Temperature)

THERMAL CHARACTERISTICS

The ADSP-2147x processor is rated for performance over the temperature range specified in [Operating Conditions on](#page-18-1) [Page 19](#page-18-1).

[Table 50](#page-61-2) airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6 and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-7 (PBGA). The junction-to-case measurement complies with MIL- STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$
T_J = T_{CASE} + (\mathcal{Y}_{JT} \times P_D)
$$

where:

 T_I = junction temperature °C

 T_{CASE} = case temperature ($^{\circ}$ C) measured at the top center of the package

 Ψ_{IT} = junction-to-top (of package) characterization parameter is the Typical value from [Table 50.](#page-61-2)

 P_D = power dissipation

Values of θ_{IA} are provided for package comparison and PCB design considerations. θ_{IA} can be used for a first order approximation of T_J by the equation:

$$
T_J = T_A + (\theta_{JA} \times P_D)
$$

where:

 T_A = ambient temperature °C

Values of θ_{IC} are provided for package comparison and PCB design considerations when an external heatsink is required.

Values of θ_{IB} are provided for package comparison and PCB design considerations. Note that the thermal characteristics values provided in [Table 50](#page-61-2) are modeled values.

Table 50. Thermal Characteristics for 100-Lead LQFP_EP

Parameter	Condition	Typical	Unit
θ_{JA}	Airflow = 0 m/s	TBD	\degree C/W
θ JMA	Airflow = 1 m/s	TBD	\degree C/W
θ JMA	Airflow = 2 m/s	TBD	\degree C/W
θ_{JC}		TBD	\degree C/W
Ψ_{IT}	Airflow = 0 m/s	TBD	\degree C/W
Ψ_{JMT}	Airflow = 1 m/s	TBD	°C/W
Ψ_{JMT}	Airflow = 2 m/s	TBD	°C/W

Table 51. Thermal Characteristics for 196-Ball CSP_BGA

Thermal Diode

The ADSP-21476x processors incorporate thermal diode/s to monitor the die temperature. The thermal diode of is a grounded collector, PNP Bipolar Junction Transistor (BJT). The THD_P pin is connected to the emitter and the THD_M pin is connected to the base of the transistor. These pins can be used by an external temperature sensor (such as ADM 1021A or LM86 or others) to read the die temperature of the chip.

The technique used by the external temperature sensor is to measure the change in VBE when the thermal diode is operated at two different currents. This is shown in the following equation:

$$
\Delta V_{BE} = n \times \frac{kT}{q} \times ln(N)
$$

where:

 $n =$ multiplication factor close to 1, depending on process variations

k = Boltzmann's constant

 $T =$ temperature ($^{\circ}$ C)

q = charge of the electron

N = ratio of the two currents

The two currents are usually in the range of 10 micro Amperes to 300 micro Amperes for the common temperature sensor chips available.

[Table 52](#page-62-0) contains the thermal diode specifications using the transistor model.

Table 52. Thermal Diode Parameters – Transistor Model

100-LQFP_EP LEAD ASSIGNMENT

[Table 53](#page-63-1) lists the lead names and their default function after reset (in parentheses).

* Pin no. 101 is the GND supply (see [Figure 55](#page-64-0) and [Figure 56](#page-64-1)) for the processor; this pad must be **robustly** connect to GND.

[Figure 55](#page-64-0) shows the top view of the 100-lead LQFP_EP pin configuration. [Figure 56](#page-64-1) shows the bottom view of the 100-lead LQFP_EP lead configuration.

Figure 55. 100-Lead LQFP_EP Lead Configuration (Top View)

Figure 56. 100-Lead LQFP_EP Lead Configuration (Bottom View)

ADSP-21478/ADSP-21479 Preliminary Technical Data

196-BALL BGA BALL ASSIGNMENT

OUTLINE DIMENSIONS

The ADSP-2147x processors are available in a 100-lead LQFP_EP and 196-ball CSP_BGA RoHS compliant packages. For package assignment by model, see [Ordering Guide on](#page-68-1) [Page 69](#page-68-1).

COMPLIANT TO JEDEC STANDARDS MS-026-BED-HD

Figure 57. 100-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP] (SW-100-2) Dimensions shown in millimeters

***COMPLIANT TO JEDEC STANDARDS MO-205-AE WITH EXCEPTION TO BALL DIAMETER.**

Figure 58. 196-Ball Chip Scale Package, Ball Grid Array [CSP_BGA] (BG-196-7) Dimensions shown in millimeters

SURFACE-MOUNT DESIGN

For industry standard design recommendations, refer to IPC-7351, Generic Requirements for Surface-Mount Design and Land Pattern Standard.

AUTOMOTIVE PRODUCTS

The ADSP-21478 and ADSP-21479 models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these Automotive models may have specifications that differ from the commercial models and designers should review the product Specifications section of this datasheet carefully. Only the Automotive grade products shown in [Table 55](#page-68-2) are available for use in Automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Table 55. Automotive Products

¹Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see [Operating Conditions on Page 19](#page-18-1) for junction temperature (T_j) specification which is the only temperature specification.

 $2Z =$ RoHS Compliant Part

3Z =RoHS Compliant Part

ORDERING GUIDE

 ${}^{1}Z =$ RoHS Compliant Part

² Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see [Operating Conditions on Page 19](#page-18-1) for junction temperature (T₁) specification which is the only temperature specification.

³ Available with a wide variety of audio algorithm combinations sold as part of a chipset and bundled with necessary software. For a complete list, visit our website at www.analog.com/SHARC

www.analog.com

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR09017-0-3/10 (PrB)